JPH0578173B2 - - Google Patents

Info

Publication number
JPH0578173B2
JPH0578173B2 JP58238066A JP23806683A JPH0578173B2 JP H0578173 B2 JPH0578173 B2 JP H0578173B2 JP 58238066 A JP58238066 A JP 58238066A JP 23806683 A JP23806683 A JP 23806683A JP H0578173 B2 JPH0578173 B2 JP H0578173B2
Authority
JP
Japan
Prior art keywords
region
conductivity type
silicide
substrate
collector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58238066A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59119762A (ja
Inventor
Kei Kapuuru Ashoku
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fairchild Semiconductor Corp
Original Assignee
Fairchild Camera and Instrument Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fairchild Camera and Instrument Corp filed Critical Fairchild Camera and Instrument Corp
Publication of JPS59119762A publication Critical patent/JPS59119762A/ja
Publication of JPH0578173B2 publication Critical patent/JPH0578173B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/60—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of BJTs
    • H10D84/611—Combinations of BJTs and one or more of diodes, resistors or capacitors
    • H10D84/613—Combinations of vertical BJTs and one or more of diodes, resistors or capacitors
    • H10D84/617—Combinations of vertical BJTs and only diodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0112—Integrating together multiple components covered by H10D8/00, H10D10/00 or H10D18/00, e.g. integrating multiple BJTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe

Landscapes

  • Bipolar Transistors (AREA)
  • Bipolar Integrated Circuits (AREA)
  • Electrodes Of Semiconductors (AREA)
JP58238066A 1982-12-20 1983-12-19 埋込シヨツトキ−クランプ型トランジスタ Granted JPS59119762A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/450,896 US4982244A (en) 1982-12-20 1982-12-20 Buried Schottky clamped transistor
US450896 1999-11-29

Publications (2)

Publication Number Publication Date
JPS59119762A JPS59119762A (ja) 1984-07-11
JPH0578173B2 true JPH0578173B2 (en]) 1993-10-28

Family

ID=23789957

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58238066A Granted JPS59119762A (ja) 1982-12-20 1983-12-19 埋込シヨツトキ−クランプ型トランジスタ

Country Status (5)

Country Link
US (1) US4982244A (en])
EP (1) EP0112773B1 (en])
JP (1) JPS59119762A (en])
CA (1) CA1215787A (en])
DE (1) DE3381188D1 (en])

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4835580A (en) * 1987-04-30 1989-05-30 Texas Instruments Incorporated Schottky barrier diode and method
US5212103A (en) * 1989-05-11 1993-05-18 Mitsubishi Denki Kabushiki Kaisha Method of making a heterojunction bipolar transistor
JPH02297942A (ja) * 1989-05-11 1990-12-10 Mitsubishi Electric Corp 半導体装置及びその製造方法
EP0490236A3 (en) * 1990-12-13 1992-08-12 National Semiconductor Corporation Fabrication process for schottky barrier diodes on a substrate
JP2914798B2 (ja) * 1991-10-09 1999-07-05 株式会社東芝 半導体装置
EP0592084B1 (en) * 1992-09-22 1998-01-07 National Semiconductor Corporation Process for fabricating a retrograde nwell cathode Schottky transistor and fabrication process
DE69329543T2 (de) * 1992-12-09 2001-05-31 Compaq Computer Corp., Houston Herstellung eines Feldeffekttransistors mit integrierter Schottky-Klammerungsdiode
JPH10270567A (ja) * 1997-03-21 1998-10-09 Oki Electric Ind Co Ltd トランジスタ保護素子
DE69940627D1 (de) * 1998-02-09 2009-05-07 Nxp Bv Halbleiteranordnung mit einem bipolartransistor und verfahren zur herstellung
JP2003037113A (ja) * 2001-07-23 2003-02-07 Mitsubishi Electric Corp 半導体装置
US6987305B2 (en) * 2003-08-04 2006-01-17 International Rectifier Corporation Integrated FET and schottky device
US8957511B2 (en) 2005-08-22 2015-02-17 Madhukar B. Vora Apparatus and methods for high-density chip connectivity
US7745301B2 (en) 2005-08-22 2010-06-29 Terapede, Llc Methods and apparatus for high-density chip connectivity
US7564099B2 (en) * 2007-03-12 2009-07-21 International Rectifier Corporation Monolithic MOSFET and Schottky diode device
US8933506B2 (en) * 2011-01-31 2015-01-13 Alpha And Omega Semiconductor Incorporated Diode structures with controlled injection efficiency for fast switching
US8710585B1 (en) 2013-02-25 2014-04-29 Alpha And Omega Semiconductor Incorporated High voltage fast recovery trench diode
RU2560998C1 (ru) * 2014-04-17 2015-08-20 Федеральное государственное унитарное предприятие "Ростовский-на-Дону научно-исследовательский институт радиосвязи" (ФГУП "РНИИРС") Многофункциональная свч монолитная интегральная схема на многослойной полупроводниковой структуре

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3290127A (en) * 1964-03-30 1966-12-06 Bell Telephone Labor Inc Barrier diode with metal contact and method of making
US3770606A (en) * 1968-08-27 1973-11-06 Bell Telephone Labor Inc Schottky barrier diodes as impedance elements and method of making same
US3623925A (en) * 1969-01-10 1971-11-30 Fairchild Camera Instr Co Schottky-barrier diode process and devices
US3742317A (en) * 1970-09-02 1973-06-26 Instr Inc Schottky barrier diode
US3729406A (en) * 1971-05-10 1973-04-24 Motorola Inc Method of adhering tungsten to glass and for providing a tungsten-gold interconnect layer
US3737742A (en) * 1971-09-30 1973-06-05 Trw Inc Monolithic bi-polar semiconductor device employing cermet for both schottky barrier and ohmic contact
JPS4930320A (en]) * 1972-07-14 1974-03-18
US3878552A (en) * 1972-11-13 1975-04-15 Thurman J Rodgers Bipolar integrated circuit and method
US3906540A (en) * 1973-04-02 1975-09-16 Nat Semiconductor Corp Metal-silicide Schottky diode employing an aluminum connector
JPS5548705B2 (en]) * 1973-06-28 1980-12-08
JPS5239727B2 (en]) * 1973-07-25 1977-10-06
US4199775A (en) * 1974-09-03 1980-04-22 Bell Telephone Laboratories, Incorporated Integrated circuit and method for fabrication thereof
CH615712A5 (en]) * 1977-11-25 1980-02-15 Mefina Sa
US4228371A (en) * 1977-12-05 1980-10-14 Rca Corporation Logic circuit
US4214256A (en) * 1978-09-08 1980-07-22 International Business Machines Corporation Tantalum semiconductor contacts and method for fabricating same
JPS55113372A (en) * 1979-02-23 1980-09-01 Hitachi Ltd Semiconductor device and its manufacture
JPS55125666A (en) * 1979-03-23 1980-09-27 Nec Corp Semiconductor device
JPS5745274A (en) * 1980-08-30 1982-03-15 Fujitsu Ltd Semiconductor device
US4361599A (en) * 1981-03-23 1982-11-30 National Semiconductor Corporation Method of forming plasma etched semiconductor contacts
US4446476A (en) * 1981-06-30 1984-05-01 International Business Machines Corporation Integrated circuit having a sublayer electrical contact and fabrication thereof
JPS584924A (ja) * 1981-07-01 1983-01-12 Hitachi Ltd 半導体装置の電極形成方法
JPS5858759A (ja) * 1981-10-05 1983-04-07 Nec Corp 半導体装置
JPS59121872A (ja) * 1982-12-15 1984-07-14 Fujitsu Ltd 半導体装置

Also Published As

Publication number Publication date
JPS59119762A (ja) 1984-07-11
EP0112773B1 (en) 1990-01-31
US4982244A (en) 1991-01-01
EP0112773A3 (en) 1985-12-18
EP0112773A2 (en) 1984-07-04
CA1215787A (en) 1986-12-23
DE3381188D1 (de) 1990-03-08

Similar Documents

Publication Publication Date Title
US4609568A (en) Self-aligned metal silicide process for integrated circuits having self-aligned polycrystalline silicon electrodes
US4536945A (en) Process for producing CMOS structures with Schottky bipolar transistors
US4280854A (en) Method of manufacturing a semiconductor device having conductive and insulating portions formed of a common material utilizing selective oxidation and angled ion-implantation
JPS62588B2 (en])
US4306915A (en) Method of making electrode wiring regions and impurity doped regions self-aligned therefrom
US4412378A (en) Method for manufacturing semiconductor device utilizing selective masking, etching and oxidation
JPH05347383A (ja) 集積回路の製法
JP2543948B2 (ja) 半導体装置の製造方法
JPH0578173B2 (en])
JP3098848B2 (ja) 自己整合型プレーナモノリシック集積回路縦型トランジスタプロセス
JPH0340501B2 (en])
JPH0630359B2 (ja) バイポーラトランジスタの製造方法
US4691436A (en) Method for fabricating a bipolar semiconductor device by undercutting and local oxidation
JP2905216B2 (ja) 高性能バイポーラ構造製造方法
US4786610A (en) Method of making a monolithic integrated circuit comprising at least one bipolar planar transistor
US3925105A (en) Process for fabricating integrated circuits utilizing ion implantation
US5355015A (en) High breakdown lateral PNP transistor
JP2633559B2 (ja) バイポーラ―ｃｍｏｓ半導体装置の製造方法
JPH0127589B2 (en])
JPS6220711B2 (en])
JPH04290273A (ja) 窒化シリコンコンデンサの製造方法
JP2745946B2 (ja) 半導体集積回路の製造方法
JPH0155585B2 (en])
JP2594697B2 (ja) 半導体装置の製造方法
JPS627704B2 (en])

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term